Asynchronous Broadcast on the Intel SCC using Interrupts
نویسندگان
چکیده
This paper focuses on the design of an asynchronous broadcast primitive on the Intel SCC. Our solution is based on OC-Bcast, a state-of-the-art k-ary tree synchronous broadcast algorithm that leverages the parallelism provided by on-chip Remote Memory Accesses to Message Passing Buffers. In the paper, we study the use of parallel inter-core interrupts as a means to implement an efficient asynchronous group communication primitive, and present the userspace library we designed to be able to use interrupts in OC-Bcast and make it work asynchronously. Our experimental evaluation shows that our algorithm allows parallel broadcast operations to efficiently progress concurrently and provides low latency for a single broadcast operation. It highlights that parallel interrupts can help implementing efficient group communication primitives on many-core systems.
منابع مشابه
The E ect of Interrupts on Software Pipeline Execution onMessage - passing
Observations show that ne-grain software pipelines on MIMD parallel computers with asynchronous communication suuer from dynamic load imbalances which cause delays in addition to the expected pipeline ll time. An analytical model that explains these load imbalances is presented. Optimizations derived from the analysis result in signiicant improvements in program performance. The results of appl...
متن کاملOn Mapping Distributed S-NET to the 48-core Intel SCC Processor
Distributed S-NET is a declarative coordination language and component technology primarily aimed at modern multi-core/many-core chip architectures. It builds on the concept of stream processing to structure dynamically evolving networks of communicating asynchronous components. These components themselves are implemented using a conventional language suitable for the application domain. Our go...
متن کاملAdding Fast Interrupts to Superscalar Processors
The hardware cost of taking an interrupt is increasing as processors become more superscalar. Using FLIP, an aggressively superscalar processor which we have designed and tested in Verilog, we demonstrate that interrupts can be fast and inexpensive. We trace individual signals through FLIP’s pipeline stages to show that fast interrupts require negligible new hardware. Except for linkage informa...
متن کاملAsynchronous Exceptions as an Effect
Asynchronous interrupts abound in computing systems, yet they remain a thorny concept for both programming and verification practice. The ubiquity of interrupts underscores the importance of developing programming models to aid the development and verification of interrupt-driven programs. The research reported here recognizes asynchronous interrupts as a computational effect and encapsulates t...
متن کاملBareMichael: A Minimalistic Bare-metal Framework for the Intel SCC
The many-core Intel SCC processor is one of a class of emerging, highly parallel computer architectures. Intel provides a modern Linux kernel which, running on the SCC as a separate instance per core, is able to load and launch user applications. However, there is a lack of open-source tools to facilitate development of “bare-metal” SCC applications – applications that are run directly on the c...
متن کامل